


Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	500					
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.60				
Q _g (Max.) (nC)	84					
Q _{gs} (nC)	8.4					
Q _{gd} (nC)	50					
Configuration	Single					





N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third Generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFP448PbF
	SiHFP448-E3
SnPb	IRFP448
	SiHFP448

ABSOLUTE MAXIMUM RATINGS $T_C = 25$ °C, unless otherw			SYMBOL	LIMIT	UNIT	
PARAMETER					UNIT	
Drain-Source Voltage			V _{DS}	500	v	
Gate-Source Voltage			V _{GS}	± 20	v	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C		11		
	VGS at 10 V	$T_C = 100 ^{\circ}C$	I _D	6.6	А	
Pulsed Drain Current ^a			I _{DM}	44		
Linear Derating Factor				1.4	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	550	mJ	
Repetitive Avalanche Current ^a			I _{AR}	11	A	
Repetitive Avalanche Energy ^a			E _{AR}	E _{AR} 18		
Maximum Power Dissipation	T _C =	25 °C	PD	180	W	
Peak Diode Recovery dV/dt ^c			dV/dt	3.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d		
Mounting Torque	6.20 or 1	6.00 or M0 corow		10	lbf ⋅ in	
	6-32 or M3 screw			1.1	N ⋅ m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 8.2 mH, $R_G = 25 \Omega$, $I_{AS} = 11 \text{ A}$ (see fig. 12).

c. $I_{SD} \le 11$ A, dI/dt ≤ 120 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



THERMAL RESISTANCE RAT	FINGS								
PARAMETER	SYMBOL	TYP.		MAX.		UNIT			
Maximum Junction-to-Ambient	R _{thJA}	- 40 0.24 -				°C/W			
Case-to-Sink, Flat, Greased Surface	R _{thCS}								
Maximum Junction-to-Case (Drain)	R _{thJC}	- 0.70							
SPECIFICATIONS $T_J = 25 \text{ °C},$	unless otherw	wise noted				1			
PARAMETER	SYMBOL	TEST C	ONDITI	ONS	MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 '	V, I _D = 2	250 μΑ	500	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to	o 25 °C,	I _D = 1 mA	-	0.60	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$			2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V			-	-	± 100	nA	
Zere Osta Valtara Drain Ourrant		$\frac{V_{DS} = 500 \text{ V}, \text{ V}_{GS} = 0 \text{ V}}{V_{DS} = 400 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}}$		-	-	25	μΑ		
Zero Gate Voltage Drain Current	I _{DSS}			-	-	250			
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	ار	_D = 9.0 A ^b	-	-	0.60	Ω	
Forward Transconductance	9 _{fs}	V _{DS} = 50	V, I _D =	6.6 A ^b	6.7	-	-	S	
Dynamic									
Input Capacitance	C _{iss}	<u> </u>			-	1900	-	pF	
Output Capacitance	C _{oss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	490	-			
Reverse Transfer Capacitance	C _{rss}			-	220	-			
Total Gate Charge	Qg				-	-	84		
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 \text{ V} \qquad \begin{array}{c} I_{D} = 9.6 \text{ A}, V_{DS} = 400 \text{ V}, \\ \text{see fig. 6 and } 13^{b} \end{array}$			-	-	8.4	nC	
Gate-Drain Charge	Q _{gd}			-	-	50			
Turn-On Delay Time	t _{d(on)}	1			-	18	-		
Rise Time	t _r	$V_{DD} = 250 \text{ V}, \text{ I}_D = 9.6 \text{ A},$ $R_G = 7.8 \ \Omega, \ R_D = 27 \ \Omega, \ \text{see fig. 10}^{\text{b}}$		-	40	-	ns		
Turn-Off Delay Time	t _{d(off)}			-	62	-			
Fall Time	t _f			-	32	-			
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from		-	5.0	-	nH		
Internal Source Inductance	L _S	die contact			-	13		-	
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	11	A		
Pulsed Diode Forward Current ^a	I _{SM}	p - n junction diode			-	-		44	
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 11 \ A, \ V_{GS} = 0 \ V^b$			-	-	1.7	V	
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 9.6 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		/dt – 100 Δ/με ^b	-	480	1100	ns	
Body Diode Reverse Recovery Charge						10			
Body Blode Hevelse Hebevery Charge	Q _{rr}	-			-	5.2	12	μC	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





Fig. 1 - Typical Output Characteristics, T_C = 25 °C








Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5$ V for logic level devices

Fig.14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91229.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.